# A new topology on bi-directional ZVS DC-DC converter with phase-shift plus PWM control scheme 

N.Rajasekar and D.Sandeep Kumar<br>Department of Electrical and Electronics Engineering, VIT University, Vellore.

## ARTICLE INFO

## Article history:

Received: 22 August 2011;
Received in revised form:
26 August 2011;
Accepted: 31 August 2011;

## Keywords

## Active clamping,

Bidirectional dc-dc converter,
Phase-Shift plus pulse width modulation (PSP),
Pulse width modulation (PWM),
Zero voltage switching (ZVS).

## Introduction

With the present energy demand and the enormous potential of nonpolluting renewable energy has attracted the attention of the researchers. However, for effective utilization of these energy resources needs power conversion circuitry. For instance, a DC-DC converter is required for application such as solar systems, electric vehicles, DC uninterruptible power supplies. A bidirectional dc-dc converter is a preferable choice for electric vehicle applications. These converters have the inherent advantages of transferring power in both the directions and the use of high frequency transformers made the converters compact. The converters are broadly classified based on the number of switches used, turn on and turn off methods. Conventionally, the switches are turned ON and OFF with high current and voltage across the switch resulting in increased switching losses and reduced efficiency. However, with the use of Zero voltage switching (ZVS) and Zero current switching (ZCS) the power loss has been substantially reduced in the converter. The ZVS and ZCS techniques are commonly referred as soft switching methods. The demands of a bidirectional dc/dc converter are high frequency, high power density, high efficiency, and high reliability is achieved with soft switched bidirectional converters

For the high power BDC A dual active full bridge dc-dc converter was proposed in [1] and [2], which employs two voltage-fed inverters to drive each side of a transformer. It enables the bidirectional power flow and ZVS for all switches. A dual active half bridge soft-switching bidirectional dc-dc converter was proposed in [3]with reduced power components. However, the current stresses in switches and are asymmetric when the voltage amplitude of two sides of the transformer is not matched, the current stress and circulating conduction loss become higher in [1] - [3]. In addition to that, these converters cannot achieve ZVS in a wide range of load variation while input or output voltage varies. The aforementioned


#### Abstract

A novel phase-shift plus pulse width modulation (PSP) control ZVS bidirectional dc-dc converter is proposed in this paper. By adopting active clamping branch ZVS condition is realized for all switches. The proposed converter has the advantage of wide range of input, output control and reduced switching losses. The performance of proposed converter is compared with the same power rated conventional topology and the results are presented.


© 2011 Elixir All rights reserved.
disadvantages make them not suitable for large variation of input or output voltage condition. An asymmetric bidirectional dc-dc converter with PWM plus Phase shift (PPS) control was proposed in [4]. The circulating conduction loss is reduced, however, it results the asymmetric stresses in the main switches and a bias of the magnetizing current which decreases the utilization of the transformer. So, it is not suitable for high power bidirectional conversion. A current-voltage fed PSP ZVS BDC based on current fed half bridge was proposed in [5]. The converter has the advantages of reduced circulating loss and realizes ZVS for wide load variation. The proposed topology is an extended version of the power circuit presented in [5] and it includes a transformer to extend the ZVS range of the switch and to reduce the current stress. Converter is explained in the next section followed by the comparison of the results obtained with both the proposed and conventional method. The conclusions derived are presented in the last section of this paper.

## Proposed Topology

The proposed converter with its key waveforms shown in fig.1. It consists of two transformers and total of six switches among them four switches are on the primary side of the main transformer two are on the secondary side of the transformer. The capacitance is provided across each switch to achieve ZVS condition. The operation of the converter is explained with the help of the key waveforms and it comprises of seven modes of operation.

(a)

## Tele:

E-mail addresses: natarajanrajasekar@gmail.com

(b)

(c)

Fig 1.(a) power circuit of conventional bidirectional dc-dc converter.(b) Key theoretical waveforms in (b) Boost mode and (c) Buck mode.

## Operation Principle

The BDC has two operation modes. It is defined as Boost mode when energy flowing from $V_{1}$ side to $V_{2}$ side and the counterpart is defined as Buck mode. Before analysis, the following assumptions are given: 1) All the active power devices are ideal switches with parallel body diodes ( $\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{D}_{4}, \mathrm{D}_{\mathrm{a} 1}$ andD $\mathrm{D}_{\mathrm{a} 2}$ ) and parasitic capacitors ( $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{\mathrm{a} 1}$ and $\mathrm{C}_{\mathrm{a} 2}$ ); 2) The inductance and are large enough to be treated as two current sources with value of value of $; 0.5 \mathrm{I}_{1} ; 3$ ) The transformer is an ideal one with series leakage inductor. One complete switching cycle can be divided into twelve stages. Because of the similarity, only a half switching cycle is described in detail. As the two sides of the topology are symmetrical, the operation principles in Buck mode are similar to those in Boost mode. The different modes of operations of proposed topology are explained in detail.


Stage 0 [before 00]


Stage 1 [ 00 01]


Stage 2 [before 01 02] $\operatorname{IIr}(\theta)=-\mathrm{I}(0)+\mathrm{N} 1 \mathrm{~V} 2(\theta-\theta 1) /(2 \mathrm{~N} 2 \square \mathrm{Lr})$


$$
\begin{aligned}
& \text { Stage } 3 \text { [before } 02 \text { 日3] } \\
& \operatorname{IIr}(\theta)=-\mathbf{I}(0)+\mathbf{N} 1 \mathrm{~V} 2(2 d-1) \Pi /(2 N 2 \omega L r)+\mathrm{N} 1 \mathrm{~V} 2[\theta-\theta 1- \\
& \text { (2d-1) } \Pi \text { ]/(N2 } \square \mathbf{L r})
\end{aligned}
$$



Stage 5 [before 04 05]


Stage 6 [before 05 06]
Fig 2: Modes of operation from stage 0 - stage 6

1) Stage 0 [Before $\left.\theta_{0}\right]: S_{1}, S a 2$ and $S 4$ are conducting. At this stage, $i_{1 \mathrm{r}}=-\mathrm{I}(0)$. The power flows from $\mathrm{V}_{1}$ side to $\mathrm{V}_{2}$ side .
2) Stage $1\left[\theta_{0}, \theta 1\right]$ : At $\theta_{0}, S_{a 2}$ is turned off. $L_{r}, C_{2}$ and $C_{a 2}$ begin to resonate, $\mathrm{C}_{2}$ is discharged and $\mathrm{C}_{\mathrm{a} 2}$ is charged.
3) Stage $2\left[\theta_{1}, \theta 2\right]:$ At $\theta_{1}$, the voltage across $C_{2}$ attempts to overshoot the negative rail. $\mathrm{D}_{2}$ is therefore forward biased. During this period, $\mathrm{S}_{2}$ can be turned on under zero voltage. The voltage across $\mathrm{C}_{\mathrm{a} 2}$ is clamped at $\mathrm{V}_{\mathrm{cc}}$. At this stage,

$$
\mathrm{I}_{\mathrm{rr}}(\theta)=-\mathrm{I}(0)+\mathrm{N}_{1} \mathrm{~V}_{2}\left(\theta-\theta_{1}\right) /\left(2 \mathrm{~N}_{2} \omega \mathrm{~L}_{\mathrm{r}}\right)
$$

4) Stage $3\left[\theta_{2}, \theta_{3}\right]$ : At $\theta_{2}, S_{1}$ is turned off. $L_{r}, C_{1}$ and $C_{a 1}$ begin to resonate, $\mathrm{C}_{1}$ is charged, $\mathrm{C}_{\mathrm{a} 1}$ is discharged. At this stage,
$\mathrm{I}_{\mathrm{Ir}}(\theta)=-\mathrm{I}(0)+\mathrm{N}_{1} \mathrm{~V}_{2}(2 \mathrm{~d}-1) \Pi /\left(2 \mathrm{~N}_{2} \omega \mathrm{~L}_{\mathrm{r}}\right)+\mathrm{N}_{1} \mathrm{~V}_{2}\left[\theta-\theta_{1}-(2 \mathrm{~d}-\right.$ 1) $\Pi /\left(\mathrm{N}_{2} \omega \mathrm{~L}_{\mathrm{r}}\right)$
5) Stage $4\left[\theta_{3}, \theta_{4}\right]$ : At $\theta_{3}$, the voltage across $\mathrm{C}_{\mathrm{a} 1}$ attempts to overshoot the negative rail. $\mathrm{D}_{\mathrm{a} 1}$ is therefore forward biased. During this period, $\mathrm{S}_{\mathrm{a} 1}$ can be turned on under zero voltage. The voltage across $C_{1}$ is clamped at $V_{c c}$. The current of $L_{r}$ rises to a positive value.
6) Stage $5\left[\theta_{4}, \theta_{5}\right]$ : At $\theta_{4}, S_{4}$ is turned off. $L_{r}, C_{3}$ and $C_{4}$ begin to resonate, $\mathrm{C}_{3}$ is discharged and is $\mathrm{C}_{4}$ charged.
7) Stage $6\left[\theta_{5}, \theta_{6}\right]$ : At $\theta_{5}$, the voltage across $C_{3}$ attempts to overshoot the negative rail. $\mathrm{D}_{3}$ is therefore forward biased. During this period, $\mathrm{S}_{3}$ can be turned on under zero voltage. The voltage across $C_{4}$ is clamped at $V_{2} / 2$. At this stage, $\mathrm{I}_{1 \mathrm{r}}=\mathrm{I}(0)$. The power flows from $V_{1}$ side to $V_{2}$ side. At $\theta_{6}$, the second half cycle starts, which is similar to the first half cycle.

The conventional dual active bridge converter with PS control scheme can achieve full control range under soft switching while the amplitude matching of $\mathrm{V}_{\mathrm{ab}}$ and $\mathrm{V}_{\mathrm{cd}}$ is naturally matching. However, when the amplitude of $\mathrm{V}_{\mathrm{ab}}$ and $\mathrm{V}_{\mathrm{cd}}$ is not matching, the soft switching range is rapidly reduced. By adopting PWM control of $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$, the amplitude matching of $\mathrm{V}_{\mathrm{ab}}$ and $\mathrm{V}_{\mathrm{cd}}$ is completely guaranteed in different battery voltage. Therefore, this converter can satisfy well from no load to full load under PSP control. In other words, compared with PS control, PSP control can expand the ZVS range to maximum in entire battery voltage range.

## Design Consideration

## Converter operation in boost mode:

By proper choice of operating point, transformer winding capacitance can completely replace the external discrete resonant capacitor and the leakage inductance can simply add to the external resonant inductor[6]. The accuracy of the design procedure for high-voltage cases and demonstrates that no snubbing of the transformer windings is required. This is an attractive topology for high-voltage applications. The input and output voltages are listed below.

$$
V_{g}=22 v, V=250 v, \mathrm{~F}_{\mathrm{s}}=100 \mathrm{kHz}
$$

Normalized output voltage is given by

$$
\mathrm{M}=\frac{V}{N * V_{g}}=5.68
$$

Normalized output current is given by

$$
\mathrm{J}=\frac{\frac{N * I}{V_{g}}}{\frac{R_{0}}{\mathrm{v}_{0}}}=20.32
$$

Normalized frequency is given by

$$
\mathrm{Where}^{f_{0}=\frac{\mathrm{F}=\frac{f_{s}}{f_{0}}=0.666}{1}} 2(\pi * \operatorname{sqrt}(L * C)=15 \mathrm{MHz}
$$

The transformer winding capacitance $C^{\prime}$, referred to the secondary side, is given by

$$
C^{\prime}=\frac{M * F}{2 * \pi * f_{s} * V * \mathrm{~J}}=1 \mathrm{nf}
$$

Output Resistance is given by

$$
R_{0}=\frac{V_{g}^{2}}{I * V} * M * J=115 \Omega
$$

The tank inductance $L$, referred to the primary side, is given by

$$
\mathrm{L}=\frac{V_{g}^{2}}{2 * \pi * f_{s} * \mathbf{V} * \mathbf{I}} * M * F * J=
$$

The Number of turns of the transformer is given by

$$
N=\frac{V}{V_{g} * M}=2
$$

we can see that the controlling $d$ of $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ is to match the amplitude of $\mathrm{V}_{\mathrm{ab}}$ and $\mathrm{V}_{\mathrm{cd}}$. The following equation is satisfied:

$$
V_{a b}=\frac{N_{1}}{N_{2}} V_{c d}
$$

The average voltage of $L_{1}$ in one switching period is zero
$V_{1} d+\left(V_{1}-V_{a b}\right)(1-d)=0$
Further
$V_{c d}=\frac{V_{2}}{2}$

$$
d=\left(1-2 * \frac{N_{2} V_{1}}{N_{1} V_{2}}\right)_{=0.65}
$$

3.8 Proposed converter operation in buck mode:

$$
V_{i n}=250 v, V_{0}=22 v
$$

This class of convertors utilizes the energy stored in the leakage inductance to discharge that stored in the MOSFET switch and transformer capacitances $\left(C_{M O S}\right.$ and $C_{T R}{ }_{R}$, respectively). Then, the switches are turned on with zero voltage and no power loss or ringing are encountered. Hence, to reduce the switch voltage to zero, there must be enough energy in $L_{l k}$ (which is the result of a certain load current $I_{o}$ ), i.e.
$\frac{1}{2} L_{l k} \frac{I_{0}{ }^{2}}{N^{2}}>\left(\frac{4}{3} C_{\text {mos }}+\frac{1}{2} C_{\text {tr }}\right) V_{i n}=0.020747>4.166 *$
Notice that a nonlinear drain-to-source MOSFET output capacitance is assumed with $C_{M O S}$ being its value at $\mathrm{V}_{\text {IN }}$. The factor $(4 / 3)$ is obtained by computing the total energy stored in a capacitor with square-root voltage dependence. The total capacitance $C_{B}$ is defined as

$$
\begin{aligned}
& C_{b}=\frac{8}{3} C_{m o s}+C_{t r}=1.433 * 10^{-8} \\
& \frac{L_{l k}}{C_{b}}\binom{\frac{V_{i n}}{I_{0}}}{N}^{2}=76.762>1.656
\end{aligned}
$$

Examining above two equations reveals that, at a certain critical value of load current $I$, defined as $I_{z v s}$, the inequality can no longer be satisfied and ZVS is lost. Hence

$$
I_{z v s}=\mathrm{N} * V_{i n} * \sqrt{\left(C_{\downarrow} b / L_{1} l k\right)=14.267}
$$

The point at which ZVS is lost is directly related to an operating impedance of the bridge $Z o$, defined as

$$
Z_{0}=\frac{N * V_{i n}}{I_{0}}=1.287
$$

Therefore, if a range of load currents ranging from full load down to some percentage of full load is specified for achieving zvs , we may then find a unique value for $\mathrm{L}_{\mathrm{ik}}$. Let this range or the ZVS range of load currents be $\gamma$, defined as

$$
\gamma=\frac{I_{\text {zvS }}}{I_{0}}=0.1469
$$

A ZVS range of $\gamma=1.0$ means that ZVS is attained only at full load and lost at other lighter loads. A value of $Y=0.50$
means that ZVS is maintained from full load down to $50 \%$ load with ZVS being lost at lighter loads. Notice that it is also possible to design for $Y>1$. A value of, say, $Y=1.50$ implies no ZVS at any load and that it would be necessary to increase the load $50 \%$ beyond its full-load value to achieve ZVS. The parameter y is a distinct characteristic of this topology and has significant effects on its performance and efficiency. These effects are readily determined through overall circuit optimisation. When a value of $y$ is chosen, the required value of leakage inductance is obtained from above equations as

$$
L_{l k}=\frac{C_{b} * Z_{0}{ }^{2}}{\gamma^{2}}=1.1 \mathrm{uh}
$$

The theoretical value of $N$ is given by

$$
\begin{gathered}
\frac{V_{i n} / V_{0}}{1+\left(V_{i n} / V_{0}\right) * \frac{k_{d}}{\gamma^{2}}}=2 \\
\mathrm{~N}= \\
k_{d}=4 * f_{s} * C_{b} * \frac{V_{i n}}{I_{0}}=0.0147
\end{gathered}
$$

## Results

The results shown below are the comparison waveforms of voltage pulses for the switches ( $\mathrm{S} 1, \mathrm{Sa}$ ), voltage across the switches ( $\mathrm{S} 1, \mathrm{Sa} 1$ ) and the Current through the switches ( S 1 , Sa 1 ) for both the proposed topology and conventional topology of bi-directional boost dc-dc converter.


Bi-Directional boost dc-dc converter for $\mathbf{V} 1=22 \mathrm{~V}, \mathrm{~V} 2=250 \mathrm{~V} ; .1$ ) Voltage pulses for the switches S 1 , Sa1; (2) Voltage across the switches S1, Sa1; 3) Current through the switches S1,Sa1.
The results shown below are the comparison waveforms of voltage pulses for the switches ( $\mathrm{S} 2, \mathrm{Sa} 2$ ), voltage across the switches (S2, Sa2) and the Current through the switches (S2, Sa 2 ) for both the proposed topology and conventional topology of bi-directional boost dc-dc converter.


Bi-Directional boost dc-dc converter for $\mathbf{V} 1=22 \mathrm{~V}, \mathrm{~V} 2=\mathbf{2 5 0 V} ; 1$ ) Voltage pulses for the switches $\mathrm{S} 2, \mathrm{Sa}$; (2) Voltage across the switches $\mathrm{S} 2, \mathrm{Sa} 2$; 3) Current through the switches $\mathrm{S} 2, \mathrm{Sa} 2$
The results shown below are the comparison waveforms of voltage pulses for the switches (S3, S4), voltage across the switches (S3, S4) and the Current through the switches (S3, S4)
or both the proposed topology and conventional topology of bidirectional boost dc-dc converter.


Bi-Directional boost dc-dc converter for
$\mathrm{V} 1=22 \mathrm{~V}, \mathrm{~V} 2=250 \mathrm{~V} ; 1)$ Voltage pulses for the switches $\mathrm{S} 3, \mathrm{~S} 4$;
(2) Voltage across the switches $S 3, S 4 ; 3$ ) Current through the switches $\mathrm{S3}, \mathrm{S4}$.
The results shown below are the comparison waveforms of Current through inductor (Lr),

Voltage across primary (VP1) and secondary (VP2) of main transformer for both the proposed topology and conventional topology of bi-directional boost dc-dc converter.


Bi-Directional boost dc-dc converter for $\mathrm{V} 1=22 \mathrm{~V}, \mathrm{~V} 2=250 \mathrm{~V}$;
(1) Current through inductor (Lr),(2) Voltage across
primary (VP1) and secondary (VP2) of main transformer.
The results shown below are the comparison waveforms of voltage pulses for the switches ( $\mathrm{S} 1, \mathrm{Sa}$ ), voltage across the switches (S1, Sa1) and the Current through the switches (S1, $\mathrm{Sa} 1)$ for both the proposed topology and conventional topology of bi-directional buck dc-dc converter.


Bi-directional buck dc-dc converter for $\mathrm{V} 1=22 \mathrm{~V}, \mathrm{~V} 2=250 \mathrm{~V}$; $\mathbf{1}$ ) Voltage pulses for the switches S1, Sa1; (2) Voltage across the switches S1,Sa1;(3) Current through the switches S1, Sa1.
The results shown below are the comparison waveforms of voltage pulses for the switches ( $\mathrm{S} 2, \mathrm{Sa} 2$ ), voltage across the switches (S2, Sa2) and the Current through the switches (S2, Sa 2 ) for both the proposed topology and conventional topology of bi-directional buck dc-dc converter.


Bi-directional buck dc-dc converter for $\mathrm{V} 1=22 \mathrm{~V}, \mathrm{~V} 2=250 \mathrm{~V}$; (1) Voltage pulses for the switches $S 2, S a 2$; (2) Voltage across the switches $\mathbf{S 2}, \mathrm{Sa} 2$; (3) Current through the switches $\mathbf{S 2}$, Sa2
The results shown below are the comparison waveforms of voltage pulses for the switches (S3, S4), voltage across the switches (S3, S4) and the Current through the switches (S3, S4) for both the proposed topology and conventional topology of bidirectional buck dc-dc converter.


Bi-directional buck dc-dc converter for $\mathrm{V} 1=22 \mathrm{~V}, \mathrm{~V} 2=250 \mathrm{~V}$; (1) Voltage pulses for the switches $S 3, S 4$; (2) Voltage across the switches S3, S4; (3) Current through the switches S3, S4.

The results shown below are the comparison waveforms of Current through inductor (Lr), Voltage across primary (VP1) and secondary (VP2) of main transformer for both the proposed topology and conventional topology of bi-directional buck dc-dc converter.


Bi-directional buck dc-dc converter for $\mathrm{V} 1=\mathbf{2 2 V}, \mathrm{V} 2=\mathbf{2 5 0} \mathrm{V}$; (1) Current through inductor (Lr), Voltage across primary (VP1) and secondary (VP2) of main transformer.

## Experiment Results And Discussion

The specifications of the converter are given as follows:

1) The battery voltage of $\mathrm{V}_{1}$ side: $\mathrm{V}_{1}=22-32 \mathrm{VDC}$.
2) The rated voltage of $V_{2}$ side: 250 VDC.
3) Rated power $\left(\mathrm{P}_{\mathrm{N}}\right): 1.5 \mathrm{~kW}$.
4) The turns ratio of the transformer: $\mathrm{N}_{2}: \mathrm{N}_{1}=2$.
5) The leakage inductance of the transformer: $\mathrm{Lr}=1.2 \mu \mathrm{H}$.
6) The clamping capacitor: $\mathrm{Cc}=3 \mu \mathrm{~F}$.
7) The capacitors: $\mathrm{Ca}=\mathrm{Cb}=470 \mu \mathrm{~F}$.
8) Switching frequency: 100 kHz .

The efficiency is higher in high battery voltage (such as $\mathrm{Vl}=32 \mathrm{~V}$, the highest $\eta=0.96$ in Boost mode). Unfortunately, the efficiency is lower in low battery voltage (such as $\mathrm{V} 1=22 \mathrm{~V}$, the highest $\eta=0.92$ in Boost mode). This degradation is due to the increase of conduction loss with the battery voltage decreases.

## Conclusion

A novel ZVS bidirectional dc-dc converter with PS plus PWM control is proposed in this paper, which has the following advantages.

1) All switches realize ZVS in a wide range of load variation while input or output voltage varies.
2) The PS plus PWM control reduces the circulating current.
3) The converter avoids the voltage spike of and with the use of an active clamping branch and .
4) The control strategy realizes energy conversion freely, which has high steady and dynamic performance.

## References

1) R. W. De Doncker, D.M. Divan, and M. H. Kheraluwala, "Power Conversion Apparatus for dc/dc Conversion Using Dual Active Bridge,"U.S. Patent 5027 264, 2005.
2) M. H. Kheraluwala, R. W. Gascoigne, and D. M. Divan, "Performance characterization of a high-power dual active bridge dc-to-dc converter,"IEEE Trans. Ind. Appl., vol. 28, no. 6, pp. 1294-1031, Nov. 1992.
3) F. Z. Peng, H. Li, and G.-J. Su et al., "A new ZVS bidirectional dc-dc converter for fuel cell and battery application," IEEE Trans. Power Electron., vol. 19, no. 1, pp. 54-65, Jan. 2004.
4) D. Xu, C. Zhao, and H. Fan, "A PWM plus phase-shift control bidirectional dc-dc converter," IEEE Trans. Power Electron., vol. 19, no. 3,pp. 666-675, May 2004.
5) "A ZVS Bidirectional DC-DC Converter With Phase-Shift Plus PWM Control Scheme" Huafeng Xiao and Shaojun Xie, IEEE Member, IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 2, MARCH 2008.
6) S.D.Johnson et al.. "Comparison of Resonant Topologies in High-Voltage DC Application," IEEE Trans. On Aerospace and Electronic Systems Vol.24, No. 3 May 1988. Pp.263-274.
7) [S.] H. Hino et al,, Resonant PWM inverter Linked DC-DC Converter Using Parasitic Impedance of High-Voltage Transformer and Its Applications to X-Ray Generator," PESC'88, pp.1212-12 19.
8) "Nonlinear optimisation tool for the full-bridge zero-voltage-switched DC-DC convertor" R.W.Ericsson, Fred.C.Lee IEEE Member, IEE PROCEEDINGS-B, Vol. 140, NO. 5, SEPTEMBER 1993.
9) M.K. Kazimierczuk, D.Q. Vuong, B.T. Nguyen, J.A. Weimer,"Topologies of bidirectional PWM dc-dc power converters", Aerospace and Electronics Conference, 1993. NAECON 1993.Proceedings of the IEEE 1993 National, pp:435-441 vol. 1
10) PWM and Phase-shifted Control Method for Isolated Asymmetric Half- Bridge Bi-directional Converter *Xuejun Ma , **HongXia Wu $\square$ Xiumei Yue
D.SANDEEP KUMAR was born in A.P in 1987.He received the B.Tech in Electrical and Electronics Engineering from J.B.Institute of Engineering and Technology in 2008 and M.Tech in Power Electronics and Drives from Vellore Institute of Technology in 2011. His main research interests include high frequency soft-switching conversion, and power electronics conversion.
