Available online at www.elixirpublishers.com (Elixir International Journal)

Electrical Engineering

Elixir Elec. Engg. 63 (2013) 18272-18274



A double dual slope analog divider

K.C.Selvam

Department of Electrical Engineering, Indian Institute of Technology, Madras, Chennai - 600 036, India.

ARTICLE INFO

Article history: Received: 5 August 2013; Received in revised form: 29 September 2013; Accepted: 2 October 2013;

ABSTRACT

A Novel type of analog divider is described. The circuit enables division of a dc voltage with another dc voltage. The constant of division is dependent upon two resistor values. Employing precision resistors, an acceptable level of accuracy can be obtained in the division. Verification of the feasibility of the circuit configurations are established by way of test results on a proto type.

© 2013 Elixir All rights reserved

Keywords

Triangular wave; Integrator; Comparator; Transistor Switches; Divider.

Introduction

A common need arises for taking the ratio of two analog voltages, in many instrumentation and control applications. This operation is usually performed by a log-antilog network configuration [1]. An alternative method that has been proposed in the past is based on the FET [2],[3]. The fact that a FET can be used as a voltage dependent resistor, albeit within restricted gate-to-source voltage limits, is exploited in this method. Hence, this method is useful only for small voltage levels. A different approach that can be found in the literature [4] is to convert the input voltages to equivalent frequencies; take the ratio of two frequencies using conventional digital techniques; and then produce an output voltage proportional to the period this ratiometric signal. This method is applicable only when the numerator voltage varies within a small specified range of Liu and J. J. Chen developed a scheme [5] in values. S. I. which the analog division was performed with two current feedback opamps, one resistor and two MOSFETs. N. I. Khachab and M. Ismail developed another scheme [6] by using one opamp and eight MOSFETs. Carlos A. De La Cruz Blas and Antonio Lopez developed a scheme [7] which is based on a CMOS translinear loop using a novel biasing scheme that allows class – AB operation. Munir A. Al – Absi proposed a circuit [8] which consists of four MOSFETs biased in weak inversion.

A square waveform is generated whose time period T is inversely proportional to one input voltage (V₁). Another input voltage (V₂) is integrated during the time period T. The peak value of the integrated output is proportional to the division V₂/V₁. This is called as double dual slope analog divider and is described in this paper. One dual slope integrator produces a triangular wave of time period T which is inversely proportional to the one input voltage V₁. The another dual slope integrator integrates the another input voltage V₂ during the period T and produces another triangular wave of peak value V₀ which is proportional to the analog division V₂/V₁. The proposed analog divider has a better performance, even when the numerator voltage varies over a wide range.

Circuit Analysis

The circuit diagram of the proposed analog divider is shown in Fig. 1 and its associated waveforms in Fig. 2. A triangular wave is generated by alternatively charging and discharging a capacitor with a constant current. In Fig. 1 the triangular waveform is generated by the comparator OA3 and integrator OA2. The output of comparator OA3 is a square wave of amplitude approximately equal to \pm Vcc and is applied to the transistor switch Q1. The output of OA2 is a triangular wave of peak value \pm V_T and is fed back as input to the comparator OA3 through the voltage divider R₃ and R₄.

Let us assume initially output of comparator OA3 is at +Vcc, where \pm Vcc is the power supply voltage to the circuit. This forces the transistor Q1 to ON and the non inverting terminal of the opamp OA1 to GROUND. Hence OA1 acts as an inverting amplifier and +V₁ is applied to the integrator OA2. A constant current +V₁/R flow through capacitor C to give a negative going ramp at the output of the integrator OA2, as shown in Fig. 2. Therefore, one end of voltage divider is at a voltage +Vcc and the other end at the negative going ramp. When the negative going ramp reaches a certain value $-V_T$, the effective voltage at point 'P' becomes slightly below 0V.

As a result of the output of comparator OA3 switches from +Vcc to –Vcc. The transistor Q1 becomes OFF and the amplifier OA1 will work as non inverting amplifier. $-V_1$ is given to the integrator. This forces a reverse constant current through the capacitor C to give a positive going ramp at the output of integrator OA2 as shown in Fig. 2. When the positive going ramp reaches $+V_T$, the effective voltage at the point 'P' becomes slightly above 0V. As a result, the output of comparator OA3 switches from –Vcc to +Vcc. This sequence therefore repeats to give a triangular wave at the output of integrator OA2 and a square wave at the output of OA3.

When the comparator output is +Vcc and the input to the integrator is +V₁, the effective voltage at point 'P' is given by



Fig. 1 Circuit diagram of double dual slope analog divider



Fig.2 Associated waveforms of Fig. 1

When the effective voltage at P becomes to 0V, we can write the above equation as

$$-V_T + \frac{R_3}{R_3 + R_4} [+V_{CC} - (-V_T)] = 0$$
(2)

From Eqn (2) we can get

$$-V_T = -\frac{R_3}{R_4} (+V_{CC})$$
(3)

Similarly, when the comparator output is at –Vcc,

$$+V_T = \frac{R_3}{R_4} (-Vcc) \tag{4}$$

The integrator OA2 output V_P for one transition i.e when $+V_1$ is at its input will be

$$V_P(t) = -\frac{1}{RC} \int_{0}^{t_1} (+V_1)dt = -\frac{V_I}{RC} t_1$$
(5)

From the waveform shown in Fig. 2 and the fact that at $t_1 = T/2$, $V_P(t) = 2V_T$, we get

$$2V_T = \frac{+V_1}{RC}\frac{T}{2} \tag{6}$$

$$T = \frac{V_T}{V_1} 4RC \tag{7}$$

The Square wave form thus generated at the output of opamp OP3 is controlling the transistor switch Q2. During ON time of square wave, the transistor Q2 is ON and makes the opamp OA4 to work as inverting amplifier. $+V_2$ is given to the integrator OA5. Its output V_K will be

$$V_{K}(t) = \frac{1}{RC} \int_{0}^{T/2} -V_{2}dt$$

$$V_{K}(t) = -\frac{V_{2}}{RC}t_{1}$$
(8)
(9)

During OFF time of square wave, the transistor Q2 is OFF and makes the opamp OA4 to work as non inverting amplifier. $-V_2$ is given to the integrator OA5. Its output V_K will be

$$V_{K}(t) = \frac{1}{RC} \int_{0}^{T/2} V_{2} dt$$

$$V_{K}(t) = \frac{V_{2}}{RC} t_{2}$$
(10)
(11)

Another triangular wave with peak values \pm V₀ is generated at the output of the integrator OA5. From Fig. 2 and from the above equation, the fact that at t₂ = T/2, VK(t) = 2V₀

$$2V_O = \frac{V_2}{RC} \frac{T}{2}$$
(12)
$$V_C = \frac{V_2}{V} V$$
(13)

$$V_{O} = \frac{V_{2}}{V_{1}} \frac{R_{3}}{R_{4}} (\pm Vcc)$$
(14)

The peak detector at the output of the integrator OA5 gives the peak value $V_{\rm O}.$

Experimental Results And Conclusion



Fig. 3 Test results for $(-V_1) = 9.1V$

The proposed circuits were tested in our laboratory. LF 356 IC was used for all opamps. $R_3 = 10K_{\Omega}$, $R_4 = 15 K_{\Omega}$, $R = 47K_{\Omega}$, $C = 0.1 \mu$ F, $R_1 = R_2 = 1K_{\Omega}$, were chosen. BC 547 transistor for Q1 and Q2 were used. ± 15 V power supply was given to the circuit. The practical \pm Vcc was found to be ± 13.66 V. One input voltage kept constant and another input voltage was varied and the test results are shown in the graphs of Figs.3-4. The offset in all opamps will cause an error in the result and hence it should be nulled. The input voltages V₁ and V₂ should only be

negative polarity. Hence the proposed divider is of single quadrant type.



Fig. 4 Test results for $(-V_2) = 1V$

Acknowledgement

The author is highly indebted to Prof. Dr. Enakshi Bhattacharya, Prof. Dr. V.Jagadeesh Kumar, Dr. Boby George and Dr. Bharath Bhikkaji, Department of Electrical Engineering, Indian Institute of Technology, Madras, for their constant encouragement throughout the work. He also thanks Mrs. Latha Selvam for circuit drawing.

Reference

[1] Tobey, Greams and Heulsman, "Application of opamps-third generation techniques, McGraw Hill, 1993

[2] D. Ghosh and D. Patranabis, "A simple analog divider having independent control of sensitivity and design conditions." IEEE Transactions on Instrumentation and Measurement. Vol. 39, pp 522-526, June 1990

[3] G. Han and E. Sanchez-Sinencio, "CMOS Transconductance Multipliers; A Tutorial". IEEE CAS II; Analog and digital signal processing. Vol.45 no 12, pp: 1550-1563, Dec. 1998 [4] T. L. Laopoulos and C. A. Karybakas," A simple analog division scheme", IEEE Transactions on Instrumentation and measurement, Vol.40, No. 4, pp: 779-782, Aug 1991

[5] S. I Liu and J. J Chen," Realisation of analog divider using current feedback amplifiers".IEE proceedings on Circuits Devices Systems, Vol.142 no.1 pp: 45-48, Feb 1995

[6] N. I. Khachab and M. Ismail. "Mos multiplier/divider cell for analog VLSI", Electronic Letters, Vol.25, no 23, pp 1550-1552, Nov 1989

[7] Carlos A. De La Cruz Blas and Antonio Lopez, "A novel two quadrant MOS translinear squarer-divider cell," IEEE International conference on electronics, circuits and systems, pp:5-8, 2008

[8] Munir A. Al – Absi, "Low – voltage and low – power CMOS current – mode divider and 1/x circuit", IEEE International conference on electronic devices, systems and applications (ICEDSA), pp: 245–47, 2010



K.C. Selvam was born on 2nd April 1968 in Krishnagiri District of Tamil Nadu State, India. He was graduated by the Institution of Electronics and Telecommunication Engineers, New Delhi, in the year 1994.He has published more than 10 research papers in various national and international journals. He got best paper award by IETE in the year 1996. At present he is working as Technical Staff in the Department of Electrical Engineering, Indian Institute of Technology, Madras, India. He developed interest in Measurement and Instrumentation systems.