



## Condensed Matter Physics

Elixir Condensed Matter Phys. 71 (2014) 25125-25128

Elixir  
ISSN: 2229-712X

# Semiconductor device noise and impact on high speed communication circuits

P. K. Talam, R.K. Kosgei\* and S.E.O.Obota

Department of Physical Sciences, University of Kabianga, P.O. Box 2030-20200, Kericho, Kenya.

### ARTICLE INFO

#### Article history:

Received: 28 April 2014;

Received in revised form:

12 June 2014;

Accepted: 21 June 2014;

#### Keywords

Noise,  
Signal,  
Frequency.

### ABSTRACT

Noise is defined as any unintended signal that interferes with circuit operation. Although this includes spurious signals of human origin or the external environment, this investigation is limited to noise that result from microscopic fluctuations within the semiconductor components of the circuit. While noise is typically seen as an analog circuits problem, it is believed that noise will become of greater concern in digital circuits as devices shrink, power supply voltages are reduced, and the number of carriers conducted by these devices is reduced. Noise under large-signal conditions is an important consideration in the design of wireless communications circuits. It has an effect on the spectral purity of oscillators and the noise figure of mixers and power amplifiers. The ability to simulate the noise of LC Voltage- Controlled Oscillators (VCOs) makes it possible to predict their performance in these types of circuits. It is then possible to have a better picture of the worst-case performance of these circuits so that overdesign or costly redesigns are not necessary. This paper presents the development and simulation techniques and mathematically accurate models at the component level resulting in optimization of *low frequency loading, feedback circuit and emitter degeneration* which can help minimize the phase noise in FET oscillators subject to design constraints such as power dissipation, tank amplitude, tuning range, start-up condition, and diameter of spiral inductors. VCO output frequency is tuned by on-chip p/n-well junction varactors. The circuit topology minimizes the amount of fixed parasitic capacitance in the tank circuit. The simulation results show that the proposed VCO can reach the frequency wished to the telecommunication application. Parameters from an industrial 0.35  $\mu\text{m}$  CMOS process are used for simulations. The nominal operating frequency of these oscillators is 2.4 GHz. They are designed to be resistant to supply and temperature effects. This oscillator achieves the necessary temperature and supply independence while being tunable about 2.4 GHz. Using only 2.5V of power supply and 1V of tuned voltage, the circuit shows a simulated single-output sensitivity of 565ppm/ $^{\circ}\text{C}$  at 27C temperature and -0.47%/Volt at 2V.

© 2014 Elixir All rights reserved

### Introduction

Noise is an important consideration in the design of a communications circuit. The noise performance of a circuit determines the threshold for the minimum signal that can be applied at the input of the circuit and can be detected at the output. This translates into how accurately a signal can be transmitted and then be received. Although wireless communication has become a digital medium, noise is still an important consideration because analog circuitry is still required for the transmission and reception of the desired information.

In nonlinear circuits, noise is dependent on the large-signal currents flowing through the semiconductor devices (K. Mayaram et al, 2000). In this work we address the problem of designing the best LC tank for radiofrequency applications (P.Andreani, et al, 2000). Due to the ever-increasing demand for bandwidth, very stringent requirements are placed on the spectral purity of local oscillators. Efforts to improve the phase-noise performance of integrated LC VCOs have resulted in a large number of realizations (N. M. Nguyen et al, 1992). Despite these endeavors, design and optimization of integrated LC VCOs still pose many challenges to circuit designers as simultaneous


optimization of multiple variables is required. A computer-aided optimization technique using *geometric programming* has been recently used to find the optimum design for certain LC oscillator topologies efficiently (M. Herschensohn et al, 1999). Despite its efficiency, it provides limited insight into the underlying tradeoffs among the many design parameters which are essential to enhance circuit innovations and increase design productivity. Integration of high quality factor passive networks is difficult because of losses due to silicon substrate, capacitive and inductive parasitic. These effects are more important at high oscillation frequencies. In order to achieve high performance fully-integrated Q-VCO, high-Q inductors and varactor have been integrated on the VCO circuit (D. Ham et al, 2001).

### Circuit Theory

The CMOS oscillator circuit employs both NMOS and PMOS cross-coupled pairs. In a simple CMOS- $G_M$  oscillator the same bias current flows through both the NMOS and PMOS devices, consequently for the same power consumption the configuration yields a negative resistance twice as large. The total negative resistance of the CMOS pair can be expressed as a



(J.-H. C. Zhan, et al, 2003). The proper choice of the parameters of the oscillation circuit provides the tuning range from 12 to 15 GHz using bipolar devices with transition frequency  $f_T = 45$  GHz from SiGe 6HP process. The oscillator phase noise at 2 MHz




offset is illustrated in Figure 3.

**Figure 3. VCO topology incorporating emitter degeneration**


If degeneration capacitance  $C_E$  is too small; the noise generated by the feedback resistance  $R_E$  is not adequately filtered resulting in noise degradation. For a degenerated VCO with  $R_E = 300 \Omega$ , varying capacitance  $C_E$  from 0.3 to 0.8 pF provides a tuning range of the oscillation frequency from 14.6 to 12.6 GHz. The optimum combination of the values of the degeneration resistance  $R_E$  and capacitance  $C_E$  improves the phase noise performance by approximately 7 dB compared with the non-degenerated design.

**Figure 4. Simulated phase noise of LC oscillator with emitter**



degeneration.

**Use of Complementary transistors**




**Figure 5: Schematic of a typical VCO with differential outputs.**

Figure 5 shows a complementary oscillator. This  $G_M$  oscillator circuit is the result of using both PMOS and NMOS cross coupled pairs in parallel to generate the negative resistance. The circuit topology chosen for the LC oscillator was adapted from (Jing-Hong et al, 2002) and is shown in Figure 5. The cross-coupled NMOS devices ( $M_3$  and  $M_4$ ) form the negative resistance and the PMOS devices ( $M_1$  and  $M_2$ ) create a positive feedback load.  $M_5$  and  $M_6$  are perhaps the most important elements of the LC oscillator circuit besides the inductor itself.

There are several reasons for the advantage of the complementary structure used as the core circuit of the VCO. The complementary structure offers higher trans conductance for a given current, which results in faster switching of cross-coupled differential pair. It also offers better rise and fall-time symmetry, which results in less up conversion of  $1/f$  noise and other low frequency noise sources (A. Hajimiri et al, 1999). In this oscillator, we use the process minimum channel length of  $0.25 \mu m$  and choose the appropriate channel widths to make the trans conductance of NMOS equal to the trans conductance of PMOS. Therefore, the dc level of the drain nodes in the complementary cross-coupled pair can maintain  $V_{DD}/2$  in order to achieve a more symmetric waveform. The source voltage of  $M_1, M_2, M_3$  and  $M_4$  is directly connected at 0V and  $V_{DD}$  (2.5V), respectively, without any extra current source. For low supply voltage operation, to enlarge the voltage swing by removing the use of current source, which reduces the voltage headroom, is one of the most direct ways to improve the phase noise performance. This bias scheme maximizes the oscillator signal peak-to-peak amplitude. The series combination of the two on-chip inductors constitutes the tank inductor. Because of the layout of the used inductor is asymmetric. Two inductors in series, placed in a vertical symmetric way, ensure that the same structure could be seen by the drain nodes of the cross-coupled pair. This will result in a more symmetric waveform between two drain nodes. In this design, one side of the MOS varactor connects directly to the drain node of the cross-coupled pair, whose dc level is  $V_{DD}/2$ , and the other is connects to positive ( $V_C^+$ ) or negative ( $V_C^-$ ) control voltage.

**Table 1. Summary of simulated results**

Voltage (V)	0	0.2	0.4	0.6	0.8	1	1.2	1.4	1.6	1.8	2	2.2	2.4
Freq (GHz)	2.3	2.3	2.3	2.3	2.3	2.4	2.4	2.5	2.4	2.3	2.3	2.3	2.3



**Figure 6. Frequency spectrum of LC oscillator**




Figure 7. Output waveform of LC oscillator




Figure 8: VCO output spectrums for different value of temperature

**Conclusion**

From an intuitive viewpoint, this paper analyzes the oscillation frequency, tuning range and sensitivity of a fully integrated LC VCO fabricated in a 0.35- $\mu$ m standard CMOS process. Design equations are provided that give reasonable prediction of circuit performance as verified by simulation. Using a voltage sweep of 2-3 V supply simulation at 2.4 GHz oscillation frequency, simple circuit scheme, and satisfactory sensitivity performance. VCO output frequency is tuned by on-chip p/n-well junction varactors.

**References**

Mayaram, D. C. Lee, S. Moinian, D. A. Rich, and J. Roychowdhury, "Computer-aided circuit analysis tools for RFIC

simulation: Algorithms, features, and limitations," *IEEE Transactions on Circuits and Systems – II*, vol. 47, pp. 274–286, Apr.2000.

Nguyen, N. M. and R. G. Meyer, "A 1.8-GHz monolithic LC voltage controlled oscillator," *IEEE J. Solid-State Circuits*, vol. 27, pp. 444–450, Mar. 1992.

Herschensohn, S. S. Mohan, S. P. Boyd, and T. H. Lee, "Optimization of inductor circuits via geometric programming," in *Proc. Design Automation Conf.*, 1999, pp. 994–998.

Prigent, M. and J. Obregon, "Phase Noise Reduction in FET Oscillators by Low-Frequency Loading and Feedback Circuitry Optimization," *IEEE Trans. MTT*, vol.MTT-35, pp. 349-352, March 1987.

Andreani, P. and S.Mattisson, "A 2.4-GHz CMOS Monolithic VCO withan MOS Varactor," *Analog Integrated Circuits and Signal Processing*, vol. 22, No. 1,(Jan. 2000). pp. 17–24.

6. D. Ham and A. Hajimiri, "Concepts and methods in optimization of integrated LC VCOs," *IEEE*, June 2001, pp. 896-909.

Keshner,, M. S. "1/f Noise,"*Proc. IEEE*, vol. 70, pp. 212-218, March 1982.

Riddle, A. N. and R. J. Trew, "ANew Method of Reducing PhaseNoise in GaAs FET Oscillators," *1984IEEE MTT-S Int. Microwave Symp.Dig.*, pp. 274-276.

Gunderich,V. , J. Deuringer, W.Anzill, and P. Russer, "Phase Noise Reduction of Microwave Oscillatorsby Optimization of the Dynamic Behaviour," *1994 IEEE MTT-S Int. Microwave Symp. Dig.*, pp. 953-956.

A. M. Darwish, A. K.Ezzeddine, H.-L. A. Hung, and F. R.Phelleps, "A New Phase Noise Reduction Technique for MMIC Oscillators," *1992 IEEE MTT-S Int.Microwave Symp. Dig.*, pp. 463-466.

Zhan, J.H. C., Maurice, K. andJ. Duster, and K. T. Kornegay, "Analysis and Design of Negative Impedance LC Oscillators UsingBipolar Transistors," *IEEE Trans. Circuits and Systems— I: Fundamental Theory Appl.*, vol. CAS-I-50,pp. 1461-1464, Nov. 2003.17.

Jing-Hong, Jon S, and Kevin T, 24."9-GHz Emitter-Degenerated SiGe Bipolar VCO," Laboratory Cornell University Ithaca, (New York, USA 2002), 14853.

Hajimiri, A. and T.H. Lee,"Design Issue in CMOS DifferentialLC Oscillators," *IEEE J. of Solid-State Circuits*, vol.34, No. 5,pp. 717-724, May 1999.