

Verilog Implementation of Novel Error Tolerant Adders for High Speed Arithmetic

Alluri Srinivasrao , Jagadeesh Thati and Dr.M.Mahesh

Department of Electronics and Communication Engineering, Tirumala Engineering College, Narasaraopet, India.

ARTICLE INFO

Article history:

Received: 6 May 2016;

Received in revised form:
25 June 2016;

Accepted: 30 June 2016;

Keywords

Error Tolerance,
Error-Tolerant Adder,
Fast Fourier Transform,
Power Delay Product.

ABSTRACT

In recent VLSI technology, the occurrence of all kind of errors has become predictable. By adopting an emerging concept in VLSI design and test, error tolerance (ET), a novel error-tolerant adder (ETA) is proposed. The ETA is able to ease the strict restriction on accuracy, and performance. One important potential application of the proposed ETA is in digital signal processing systems that can tolerate certain amount of errors. To prove the feasibility of the ETA, we replaced all the common additions involved in a normal FFT algorithm with our proposed addition arithmetic. When compared to its conventional counterparts, the proposed ETA is able to attain more than 65% improvement in the Power-Delay Product (PDP).

© 2016 Elixir All rights reserved.

I. Introduction

In conventional digital VLSI design, one usually assumes that a usable circuit/system should always provide definite and accurate results. But in fact, such perfect operations are seldom needed in our non-digital worldly experiences. The world accepts “analog computation”, which generates “good enough” results rather than totally accurate results. The data processed by many digital systems may already contain errors. In many applications, such as a communication system, the analog signal coming from the outside world must first be sampled before being converted to digital data. The digital data is then processed and transmitted in a noisy channel before converting back to an analog signal. During this process, errors may occur anywhere. Furthermore, due to the advances in transistor size scaling, factors such as noise and process variations which are previously insignificant are becoming important in today’s digital IC design. Based on the characteristic of digital VLSI design, some novel concepts and design techniques have been proposed.

The concept of error tolerance [1-7] and the PCMOs technology [8-11] are two of them. According to the definition, a circuit is error tolerant if: It contains defects that cause internal and may cause external errors and the system that incorporates this circuit produces acceptable results. The “imperfect” attribute seems to be not appealing. However, the need for the error-tolerant circuit [1-7] was foretold in the 2003 International Technology Roadmap for Semiconductors (ITRS). To deal with error-tolerant problems, some truncated adders/multipliers have been reported [12-13], but are not able to perform well either in its speed, power, area, or accuracy. The “flagged prefixed adder” [12] performs better than the no flagged version with a 1.3% speed enhancement but at the expense of 2% extra silicon area. As for the “low-error area-efficient fixed-width multipliers” [13], it may have an area improvement of 46.67% but has average error reaching 12.4%. Of course, not all digital systems can engage the error-tolerant concept.

In digital systems such as control systems, the correctness of the output signal is extremely important, and this denies the use of the error-tolerant circuit. However, for many digital signal processing (DSP) systems that process signals relating to human senses such as hearing, sight, smell, and touch, e.g., the image processing and speech processing systems, the error-tolerant circuits may be applicable [1,4,5].

II. Error Torrent Adder

Before detailing the ETA, the definitions of some commonly used terminologies shown in this paper are given as follows.

Overall Error (OE):

$OE = |R_c - R_e|$, where ‘Re’ is the result obtained by the adder, and ‘Rc’ denotes the correct result (all the results are represented as decimal numbers).

Accuracy (ACC)

In the scenario of the error-tolerant design, the accuracy of an adder is used to indicate how “correct” the output of an adder is for a particular input. It is defined as:

$$ACC = (1 - (OE / R_c)) * 100\%$$

Its value ranges from 0% to 100%.

Minimum Acceptable Accuracy (MAA)

Although some errors are allowed to exist at the output of an ETA, the accuracy of an acceptable output should be “high enough” (higher than a threshold value) to meet the requirement of the whole system. Minimum acceptable accuracy is just that threshold value. The result obtained whose accuracy is higher than the minimum acceptable accuracy is called acceptable result.

Acceptance Probability (AP)

Acceptance probability is the probability that the accuracy of an adder is higher than the minimum acceptable accuracy. It can be expressed as $AP = P(ACC > MAA)$, with its value ranging from 0 to 1.

Need for Error-Tolerant Adder

Increasingly huge data sets and the need for instant response require the adder to be large and fast. The traditional ripple-carry adder (RCA) is therefore no longer suitable for

large adders because of its low-speed performance. Many different types of fast adders, such as the carry-skip adder (CSK), carry-select adder (CSL), and carry-look-ahead adder (CLA), have been developed. Also, there are many low-power adder design techniques that have been proposed. However, there are always trade-offs between speed and power.

The error-tolerant design can be a potential solution to this problem. By sacrificing some accuracy, the ETA can attain great improvement in both the power consumption and speed performance.

III. Proposed Addition Arithmetic

In a conventional adder circuit, the delay is mainly attributed to the carry propagation chain along the critical path, from the least significant bit (LSB) to the most significant bit (MSB). Meanwhile, a significant proportion of the power consumption of an adder is due to the glitches that are caused by the carry propagation.




Fig 1. Proposed Addition Arithmetic.

Therefore, if the carry propagation can be eliminated or curtailed, a great improvement in speed performance and power consumption can be achieved. In this paper, we propose for the first time, an innovative and novel addition arithmetic that can attain great saving in speed and power consumption. This new addition arithmetic can be illustrated via an example shown in Fig. 1.

We first split the input operands into two parts:

- An accurate part that includes several higher order bits and
- The inaccurate part that is made up of the remaining lower order bits.

The length of each part need not necessary be equal. The addition process starts from the middle (joining point of the two parts) toward the two opposite directions simultaneously. In the example of Fig. 1, the two 16-bit input operands, A= “1011001110011010” (45978) and B= “0110100100010011” (26899), are divided equally into 8 bits each for the accurate and inaccurate parts. The addition of the higher order bits (accurate part) of the input operands is performed from right to left (LSB to MSB) and normal addition method is applied. This is to preserve its correctness since the higher order bits play a more important role than the lower order bits. The lower order bits of the input operands (inaccurate part) require a special addition mechanism. No carry signal will be generated or taken in at any bit position to eliminate the carry propagation path.

To minimize the overall error due to the elimination of the carry chain, a special strategy is adapted, and can be described as follow:

- Check every bit position from left to right (MSB to LSB).
- If both input bits are “0” or different, normal one-bit addition is performed and the operation proceeds to next bit position.
- If both input bits are “1,” the checking process stopped and from this bit onward, all sum bits to the right are set to “1.”

The addition mechanism described can be easily understood from the example given in Figure1.1 with a final result of

“10001110010011111” (72863). The example given in Figure1.1 should actually yield “10001110010101101” (72877) if normal arithmetic has been applied. The overall error generated can be computed as OE=72877-72863=14. The accuracy of the adder with respect to these two input operands is ACC= (1-(14/72877))*100%= 99.98%. By eliminating the carry propagation path in the inaccurate part and performing the addition in two separate parts simultaneously, the overall delay time is greatly reduced, so is the power consumption.

A) Relationships between MAA, AP, Dividing Strategy, and Size of Adder:

The accuracy of the adder is closely related to the input pattern. Assume that the input of an adder is random; there exists a probability that we can obtain an acceptable result (i.e., the acceptance probability). The accuracy attribute of an ETA is determined by the dividing strategy and size of adder. In this subsection, the relationships between the minimum acceptable accuracy, the acceptance probability, the dividing strategy, and the size of adder are investigated. We first consider the extreme situation where we accept only the perfectly correct result. The minimum acceptable accuracy in this “perfect” situation is 100%. According to the proposed addition arithmetic, we can obtain correct results only when the two input bits on every position in the inaccurate part are not equal to “1” at the same time. We can therefore derive an equation to calculate the acceptance probability associated with the proposed ETA with different bit sizes and dividing strategies.

This equation is given as follows:

$$P (ACC=100\%) = \frac{4(N_t - N_i) \times 3(N_t) + 2(N_t - N_i)}{4(N_t) + 2(N_i)} \quad (1)$$

Where N_t is the total number of bits in the input operand (also regarded as the size of the adder) and N_i is the number of bits in the inaccurate part (which is indicating the dividing strategy).

In situations where the requirement on accuracy can be somewhat relaxed are investigated, the result will be different. C program is engaged to simulate a 16-bit adder that had adopted the proposed addition mechanism. By checking the output results, we can derive the relationship between the minimum acceptable accuracy and acceptance probability, as depicted in Fig. 2.




Fig 2. Relationship between AP and MAA.

The four curves represent four different dividing strategies, and each of which has been assigned a name “N-M” where “N” denotes the size of the accurate part and “M” for the size of the inaccurate part. For the input patterns, we randomly select 10 000 inputs from all possible input patterns (i.e., 0–65 535). It can be deduced from Fig. 2 that the lower the minimum acceptable accuracy set, the higher the acceptance probability for the adder.

Fig. 2 also shows that different dividing strategies lead to different accuracy performance. As modern VLSI technology advances, the size of the adder has to increase to cater to the application need. The trend of the accuracy performance of an ETA is therefore investigated in Fig. 3.




Fig. 3. Relationship between AP and Size of Adder.

The five curves are associated with different minimum acceptable accuracies, 95%, 96%, 97%, 98%, and 99%, respectively. Note that all adders follow the same dividing strategy whereby the inaccurate part is three times larger than that of the accurate part. Since small numbers will be calculated at the inaccurate part of the adder, the proposed ETA is best suited for large input patterns.

IV. Design of A 40-Bit Error-Tolerant Adder

This most straightforward structure consists of two parts an accurate part and an inaccurate part. The accurate part is constructed using a conventional adder such as the RCA, CSK, CSL, or CLA. The carry-in of this adder is connected to ground. The inaccurate part constitutes two blocks: a carry-free addition block and a control block. The control block is used to generate the control signals, to determine the working mode of the carry-free addition block.

A) Strategy of Dividing the Adder:

The first step of designing a proposed ETA is to divide the adder into two parts in a specific manner. The dividing strategy is based on a guess-and-verify stratagem, depending on the requirements, such as accuracy, speed, and power.

First, we define the delay of the proposed adder as ,

where T_h $T_d = \max(T_h, T_i)$ is the delay in the accurate part and T_i is the delay in the inaccurate part. With the proper dividing strategy, we can make T_h approximately equal to T_i and hence achieve an optimal time delay. With this partition method defined, we then check whether the accuracy performance of the adder meets the requirements preset by designer customer. This can be checked very quickly via some software programs.

For example, for a specific application, we require the minimum acceptable accuracy to be 95% and the acceptance probability to be 98%. The proposed partition method must therefore have at least 98% of all possible inputs reaching an accuracy of better than 95%. If this requirement is not met, then one bit should be shifted from the inaccurate part to the accurate part and have the checking process repeated. Also, due to the simplified circuit structure and the elimination of switching activities in the inaccurate part, putting more bits in this part yields more power saving. Having considered the above, we divided the 40-bit adder by putting 20 bits in the accurate part and 20 bits in the inaccurate part.

B) Design of the Accurate Part

In our proposed 40-bit ETA, the inaccurate part has 20 bits as opposed to the 20 bits used in the accurate part. The overall delay is determined by the inaccurate part, and so the accurate part need not be a fast adder. The ripple-carry adder, which is the most power-saving conventional adder, has been chosen for the accurate part of the circuit.

C) Design of the Inaccurate Part

The inaccurate part is the most critical section in the proposed ETA as it determines the accuracy, speed performance, and power consumption of the adder. The inaccurate part consists of two blocks: the carry free addition block and the control block. The carry-free addition block is made up of 20 modified XOR gates, and each of which is used to generate a sum bit. The block diagram of the carry-free addition block is presented in Fig. 4, and the schematic implementations of the modified XOR gate are presented in Fig. 5.




Fig. 4. Architecture of Carry-Free Addition Block.




Fig. 5. Schematic Diagram of a Modified XOR Gate

In the modified XOR gate, three extra transistors, M1, M2, and M3, are added to a conventional XOR gate. CTL is the control signal coming from the control block of Fig. 6 and is used to set the operational mode of the circuit. When $CTL=0$, M1 and M2 are turned on, while M3 is turned off, leaving the circuit to operate in the normal XOR mode. When $CTL=1$, M1 and M2 are both turned off, while M3 is turned on, connecting the output node to VDD, and hence setting the sum output to "1."




Fig. 6 Overall Architecture of Control Block




Fig 7. Schematic Implementations of CSGC.

The function of the control block is to detect the first bit position when both input bits are “1,” and to set the control signal on this position as well as those on its right to high. It is made up of 20 control signal generating cells (CSGCs) and each cell generates a control signal for the modified XOR gate at the corresponding bit position in the carry-free addition block. Instead of a long chain of 20 cascaded GSGCs, the control block is arranged into five equal-sized groups, with additional connections between every two neighboring groups. Two types of CSGC, labeled as type I and II in Fig. 6 are designed, and the schematic implementations of these two types of CSGC are provided in Fig. 7 The control signal generated by the leftmost cell of each group is connected to the input of the leftmost cell in next group. The extra connections allow the propagated high control signal to “jump” from one group to another instead of passing through all the 20 cells. Hence, the worst case propagation path [shaded in gray in Fig. 6] consists of only ten cells.

V. Simulation Results

For designing and analysis of the Error-Tolerant Adder (ETA) we used CADENCE Tool. As a part of ETA first we designed CFA (Carry Free Adder) using CMOS logic later we used MODELSIM for simulate the CFA design. The schematic and simulation results of the proposed ETA are shown in the figures Fig. 8 and Fig. 9.

To demonstrate the advantages of the proposed ETA, we simulated the ETA along with four types of conventional adders, i.e., the RCA, CSK, CSL, and CLA using ISE 10.2i. ISE 10.2i software was used to construct the models of our proposed ETA and the conventional adders. For each set of input, we ran the simulation for each adder and recorded the power consumption. With 100sets of results, average power

consumption was determined. The worst case input was calculated and used to simulate the delay. The transistor count was derived directly from the ISE 10.2i software.

Comparing the simulation results of our proposed ETA with those of the conventional adders it is evident that the ETA performed the best in terms of power consumption, delay, and Power- Delay Product (PDP). The PDP of the ETA is noted to be 66.29%, 77.44%, 83.70%, and 75.21% better than the RCA, CSK, CSL, and CLA, respectively. As for transistor count, the proposed ETA is almost as good as the RCA.




Fig 8. RTL Schematic of Error-Tolerant Adder.




Fig 9. Simulation Results of Error-Tolerant Adder.

VI. Conclusion

A novel ETA design is discussed in this paper which has a better performance than the existing adders. With a MAA setting of 95%, the AP of the matrix representation in image processed with ETA is 98.3% as compared to the matrix representation of the image processed with conventional adder. The comparison between the two images, one after FFT and the other after inverse FFT shows that the quality loss to the image using our proposed ETA is negligible and can be completely tolerated by human eyes. These simulation results have proven the practicability of the ETA proposed in this paper. The potential applications of the ETA fall mainly in areas where there is no strict requirement on accuracy or where super low power consumption and high-speed performance are more important than accuracy.

References

- [1] Breuer, M.A., 2004. Intelligible test techniques to support error-tolerance. Proceedings of the International Conference Asian Test Symposium, Nov. 15-17, IEEE Xplore Press, pp: 386-393.
- [2] Breuer, M.A., S.K. Gupta and T.M. Mak, 2004. Defect and error tolerance in the presence of massive numbers of defects. IEEE Des. Test Comp., 21: 216-227.
- [3] Breuer, M.A., 2005. Let's think analog. Proceeding of the IEEE Computer Society Annual Symposium, May 11-12, IEEE Xplore Press, pp: 2-5.
- [4] Lee, K.J., T.Y. Hsieh and M.A. Breuer, 2005. A novel test methodology based on error-rate to support error-tolerance. Proceedings of the International Conference Test Conference, Nov. 8-8, IEEE Xplore Press, Austin, pp: 1136-1144.
- [5] Chong, I.S. and A. Ortega, 2005. Hardware testing for error tolerant multimedia compression based on linear transforms. Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Oct. 3-5, IEEE Xplore Press, pp: 523-531.
- [6] Chung, H. and A. Ortega, 2005. Analysis and testing for error tolerant motion estimation. Proceedings of the Defect Fault Tolerance in VLSI System Symposium, Oct. 3-5, IEEE Xplore Press, pp: 514- 522.
- [7] Kuok, H.H., 1995. Audio recording apparatus using an imperfect memory circuit. U.S. Patent, 5: 414-758.
- [8] Hsieh, T.Y., K.J. Lee and M.A. Breuer, 2007. Reduction of detected acceptable faults for yield improvement via error-tolerance. Proceedings of the conference on Design, automation and test in Europe, April 16-20, ACM, USA., pp: 1-6.
- [9] Palem, K.V., 2005. Energy aware computing through probabilistic switching: A study of limits. IEEE Trans. Comput., 54: 1123-1137.
- [10] Cheemalavagu, S., P. Korkmaz and K.V. Palem, 2004. Ultra low energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship. Proceedings of the International Conference Solid State Devices and Materials, (SSDM' 04), Tokyo, Japan, pp: 402-403.
- [11] Korkmaz, P., B.E.S. Akgul, K.V. Palem and L.N. Chakrapani, 2006. Advocating noise as an agent for ultra-low energy computing: Probabilistic complementary metal-oxide-semiconductor devices and their characteristics. Japan. J. Applied Phys., 45: 3307-3316.
- [12] Stine, J.E., C.R. Babb and V.B. Dave, 2005. Constant addition utilizing flagged prefix structures. Proceedings of the International Conference of Symposium Circuits and Systems (ISCAS), May 23-26, IEEE Xplore Press, pp: 668-671.
- [13] Van, L.D. and C.C. Yang, 2005. Generalized low-error area-efficient fixed-width multipliers. IEEE Trans. Circ. Syst. I, Reg. Papers, 52: 1608-1619.

Author Profile



Mr. Alluri Srinivasarao received his BE from Andhra University, Visakapatnam, India in 2004 and M.Tech from JNTU Hyderabad, India in 2012. Presently he is working as a Associate Professor, in Department of Electronics and Communication Engineering, Tirumala Engineering College, Guntur, A.P, India. His current areas of research interests include VLSI, Analog IC Design and Communication Systems.



Mr. Jagadeesh Thati is currently working as Associate Professor in Department of ECE at Tirumala Engineering College, Jonnalagadda, Narasaraopet, Guntur (dt). He has worked as dasa5 developer in Dasa Control systems AB Hamnerdalsvgen 3, SE-352 46 Vxjo, Sweden. He did his MS from BTH, Sweden. He has published 23 international journals, 8 international conferences and two Books. He has appointed as reviewer for various journals. He has professional memberships in IETE and ISTE. He received best Teacher award from Tirumala Engineering College in 2012. His areas of Interests are Signal Processing, Digital Image Processing, Computer Vision, Neural Networks and Nano Technology.



Dr. M. Mahesh, received the B.E. from Gulbarga University, Gulbarga, Karnataka, and M.Tech degree from JNTU Hyderabad, A.P, India. He recived Ph.D. in the area of Digital Image Processing at JNTU, Anantapur. He is working as a Professor & HOD, in the Department of Electronics and Communications Engineering, Tirumala Engineering College, Narasaraopet, Andhrapradesh. He has more than 15 years of experience in teaching field. His areas of Interests are Digital Image Processing, Computer Vision, and VLSI and Embedded systems.