Simulation of Three-Phase Inverter Using Minimum Number of Controlled Switches

D. A. Kulkarni¹, T. D. Dongale² and M. D. Uplane¹,²
¹Department of Electronics, Shivaji University, Kolhapur.
²School of Nanoscience and Technology, Shivaji University, Kolhapur.

ABSTRACT

Reduction in the number of component is a live problem in the domain of power electronics, as it is directly leads to reliability implication. Further reduction in active switches in the inverter topology is also beneficial for the cost factor point of view. In view of this, the present paper reports a novel inverter topology based on only four active switches as against the six switches topology widely reported in the literature. The said design is verified using PSIM software. The result shows good resemblance between our proposed four switches topology and conventional six switches topology.

© 2013 Elixir All rights reserved.

ARTICLE INFO

Article history:
Received: 5 February 2013;
Received in revised form: 17 March 2013;
Accepted: 3 April 2013;

Keywords
Inverter,
Four Controlled Switches,
PSIM,
VFD (Variable Frequency Drive),
IM (Induction Motor).

Introduction

The penetration of variable frequency drive into consumable market leads to efficient and cost effective new breed of variable frequency drives. In the view of this scenario the soft switching inverter topology are evolving [1]. The application domain of VFD in industrial sector pushes to its new technology discoveries. The application such as conveyors, machine tools, centrifugal machines, presses, elevators, and packaging equipment require the efficient and cost effective VFDs for their sustainability. The reduction in device count in the mainstream VFDs topology is the main challenges in front of researchers and engineers. The lot of work is carried out in the area of minimum device count [2-6]. The reduced controlled switches and freewheeling diode count from mainstream VSI topology further leads to cost effective products. The combination of increased performance and lower initial cost will allow for further penetration of adjustable speed drives into the consumer market. [5]

The research regarding with lees device count is studied and successfully implemented by many research group. The Freder Blaabjerg, et al proposed an adaptive space vector modulation (SVM) approach to compensate the dc-link voltage ripple in an inverter topology [1]. Similar work was carried out by Ching-Tsai Pan et al for a low cost voltage-fed current controlled inverter for induction motor drives [2], Heinz W. Van Der Broeck et al investigate the three-phase induction machine drive with a component minimized voltage-fed inverter under different control options [3], J. F. Eastham et al reported the various power inverter topologies [4] and Brian A. Welchko and Thomas A. Lipo [5] reported a novel current source control method for a three-phase induction machine.

The present’s paper reports the simulative approach for variable frequency drive using PSIM software. The reported simulative inverter design only uses four switches, which is different from conventional inverter topology. The organization of paper as follows, the section I is focused on introduction of proposed topology and relevant work for VSI topologies. Section II describes the actual method of simulation of proposed topology and finally the section III and IV describes the result and discussion respectively.

Proposed Four Switch Inverter Topology

The simulation of four switch inverter was performed using PSIM (Power SIMulator) software. The fig.1 presents the proposed topology of three phase variable frequency drive (VFD) using only four controlled switches. In this simulation the IGBT’s are used as controlled switches. The sinusoidal PWM technique was used for controlling the four switches. At given instant the two phases were conduct and each phase conducts for 240° of a cycle. For the simulations, the induction motor was connected as a load and the inverter is considered to be built by ideal switches. The output voltage of inverter is an addition of two leg switches and the dc-link voltages [1]. The actual simulative implementation is shown in fig.1 and the gating sequence of this proposed technique is shown in table I.

Table I. The Gating Sequence of Proposed Topology

<table>
<thead>
<tr>
<th>Switches on at Given Phases</th>
</tr>
</thead>
<tbody>
<tr>
<td>V9</td>
</tr>
<tr>
<td>V9</td>
</tr>
<tr>
<td>V12</td>
</tr>
<tr>
<td>V12</td>
</tr>
</tbody>
</table>

Results

In order to investigate the proposed control method, simulations were performed using PSIM (Power SIMulator) software. The result shows good similitude between proposed inverter topology and conventional six switches inverter...
topology. The fig. 3 shows the phase current waveform of three phases as $I_A$, $I_B$, $I_C$ respectively. The current waveform is unsatisfactory compared to conventional three phase current waveform. Fig. 4 presents the relationship between speed and current distribution during motor startup. The fig. 4 also shows the large settling time of induction motor for startup but it is quite satisfactory for such low cost VSI topology.

Fig. 1 Proposed Topology of Three Phase Variable Frequency Drive (VFD) Using Four Controlled Switches

Fig. 3. Phase Current of Three Phases- $I_A$, $I_B$, $I_C$.

Fig. 4 Simulated Waveforms for Induction Machine Drive System during Motor Startup

Fig. 5. Total Harmonic Distortion (THD) of Proposed Inverter Topology

The total harmonic distortion factor (THD) is presented in Table II and fig. 5. The total harmonic distortion factor (THD) can be used as an optimization factor for VSI inverter in general. The THD is higher at the 0.2 modulation index and it is increases as frequency increases. The distorted output of the present topology is due to the harmonic and sub-harmonics [7-9].

Discussion

The present paper demonstrates the simulative approach for VFD with four controlled switches. The present simulation has good agreement in conventional VFD characteristics and proposed VFD characteristics. The total harmonic distortion (THD) problem present in the proposed topology but it can be overcome by advanced strategies such as adaptive space vector modulation (SVM) and improvement in DC link capacitor.

References